Process Enhancement of EUV Materials
(Visit poster session, 9422-86, Tuesday)

Shinji Tarutani
1. Motivation

- EUV source power is increasing, but it has not yet reached sufficient power levels for high volume manufacturing.

- High sensitive resists are desired, but there is a performance envelope, which is called the RLS trade-offs.

- We studied the ERC* process, a post lithography treatment, that can improve resist pattern roughness regardless of RLS trade-off limitations.

(*ERC = Edge Roughness Control)
2. METHOD AND MATERIALS

The ERC process is designed to make a resist thermal flow at a limited region that is near the surface of the resist pattern.

The key is to deliver ERC agents that exhibit fluidity at lower temperatures compared to the target resist. This fluidity is located near the surface region of the resist.

![Figure 1. Schematic image of the ERC process. ERC solution is coated on prepared resist pattern and is activated by bake.](image-url)
3. EXPERIMENT AND RESULT

The experimental conditions were as follows.

[EUV resist process]
1) Resist: EIDEC ESR1, FT=50nm
2) Patterning: EIDEC SFET
3) Development: TMAH 2.38% aqueous solution
4) Rinse: DIW

[The standard ERC process]
1) ERC coat: 10 sec puddle + spin dry
2) ERC bake: 110°C bake for 60sec

*As the solids content of the ERC solution is low enough, a develop process to remove the ERC is not necessary.*
3. EXPERIMENT AND RESULT - CONTINUED

For the first step, we prepared a sample, ERC-A whose main functional group is n-Alkyl chain.

<table>
<thead>
<tr>
<th></th>
<th>ADI</th>
<th>ERC-A</th>
</tr>
</thead>
<tbody>
<tr>
<td>CD size (nm)</td>
<td>30.2</td>
<td>31.0</td>
</tr>
<tr>
<td>LER (nm)</td>
<td>8.2</td>
<td>7.4</td>
</tr>
<tr>
<td>LER improvement (%)</td>
<td>-</td>
<td>9.8</td>
</tr>
</tbody>
</table>

Figure 3. Comparison of ADI (After Development Image) and after ERC process.

- LER could be improved from 8.2nm to 7.4nm (9.8% improvement) with no significant film loss.
Process parameter study:
1) Puddle time

There was no significant variation on LER improvement by each puddle time. We can conclude the following:

1. ERC agents penetrate rapidly enough when it is coated.
2. The penetration depth of ERC agents doesn't increase much.
   (No impact on CD shift or LER improvement.)

<table>
<thead>
<tr>
<th>Puddle time (sec)</th>
<th>ADI</th>
<th>ERC-A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>CD shift (nm)</td>
<td>-</td>
<td>0.8</td>
</tr>
<tr>
<td>LER (nm)</td>
<td>8.3</td>
<td>7.0</td>
</tr>
<tr>
<td>LER improvement(%)</td>
<td>-</td>
<td>12</td>
</tr>
</tbody>
</table>

Figure 4. Puddle time dependency. The process flow is as follows.

- ERC coat: dispense + "x sec" puddle + spin dry, x = 2, 10, 50sec respectively
- ERC bake: 110°C bake for 60sec
3. EXPERIMENT AND RESULT - CONTINUED

Process parameter study:
2) Bake temperature

Improvement of LER and CD shift was stable with bake between 90°C ~ 110°C.

**CD shift of 3.2nm is observed at 130°C:**
*It may be caused by the thermal flow in the bulk of the resist.*

<table>
<thead>
<tr>
<th>Bake temp. (°C)</th>
<th>ADI</th>
<th>ERC-A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>RT</td>
</tr>
<tr>
<td>CD shift (nm)</td>
<td>-</td>
<td>0.5</td>
</tr>
<tr>
<td>LER improvement</td>
<td>-</td>
<td>0.0</td>
</tr>
</tbody>
</table>

Figure 5. Bake temperature dependency
• ERC coat : 10 sec puddle + spin dry
• ERC bake: RT (no bake), 90, 110 or 130°C for 60sec
3. EXPERIMENT AND RESULT - CONTINUED

Process parameter study:
3) Pattern pitch

Consistent improvement of LER was seen at various pattern pitches. The CD shift was small and stable.

Figure 6. Pattern pitch dependency
LS patterns with several pitches were prepared and the ERC process was carried out. The ERC bake condition was 110°C for 60sec.

- ERC process is stable and robust with bakes from 90C to 110C.
4. CONCLUSION

- We discussed the ERC process to improve LER without giving any impact on lithography performance.
- We utilized the HSP distance and achieved LER improvement of 14.8% on an EUV resist in the second trial.

5. ACKNOWLEDGEMENT

- A part of the experimental work was carried out at EIDEC. The authors gratefully thank EIDEC for the preparation of EUV patterns and the permission of publication.
Since May 2014, AZ Electronic Materials is a subsidiary of Merck KGaA, Darmstadt, Germany

“Together, our two companies have the unique opportunity to set new standards in the fast moving electronics and semiconductors markets. Our combined offer is the chemistry for your success.”

In the USA and Canada, Merck KGaA, Darmstadt, Germany, is known under the EMD brand, which stands for "Emanuel Merck Darmstadt".

Please visit www.emdgroup.com for more information or visit one of our SPIE 2015 events.