

IEUVI Mask TWG Panel Buried defects investigated with simulation

Chris H. Clifford

Electrical Engineering and Computer Sciences, University of California, Berkeley

This research was sponsored by a grant from Intel





CD Change for 22nm lines with defect located 25nm from







What is below the multilayer surface?





Multilayer has a larger effect for defects near features

Space CD as a Function of Defect Position for 22nm Dense Lines



Summary of Buried Defect Printability for 22nm Dense Lines



- Maximum allowable surface bump: 0.8nm
- Maximum allowable surface pit: 1.4nm
 - No ML smoothing for pits
- Pits have opposite worst case position
- I believe worst case position is determined by the relative phase related to nonzero k_x caused by 6° incident light
- Allowable defect size depends on expected focus variation
- Already verified by experiments

RADCIAL Simulations



Illumination Effects Defect Printability

